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This dissertation discusses the project, "Study of IGBT drive three for three 
phase load". This project deals with the IGBT theory, the three phase inverter and the 
gate driver characteristics. The objective of this project is to study and simulate the 
IGBT drive for the three phase load. This report also describe the hardware 
description that were used in this project that is the SEMIKRON SKiiP 39ACT4Vl 
Three-phase Bridge Rectifier and the SEMIKRON SKHI 23/12 (R) Driver. The 
methodology chapter explained the procedures of handling the project, starting from 
the problem statement until the procedure identification. It also lists out the tools and 
equipments needed to execute this project. The last chapter discusses the sununarized 
information of the overall project. Throughout of this project, the author had deal 
with the new software and work with a lot of people. Some information in this report 
had been taken from other source and all had been credited in the reference. 
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1.1 Background Of Study 
The insulated gate bipolar transistor or IGBT is a three-terminal power 
semiconductor device, noted for high efficiency and fast switching [!].Nowadays, 
IGBT has been widely use in the Ilower electronics application. It switches electric 
power in many modem appliances: electric cars, variable speed refrigerators, air-
conditioners, and even stereo systems with switching amplifiers. 
This project focuses on the application of the IGBTs as the inverter for the 
three-phase output system. In conjunction with that, this project also focusing on the 
gate driver characteristic that will drives the IGBTs gate to switch and implement it 
on the testing. 
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1.2 Problem Statement 
In order to operate a three phase load, an AC power supply is needed to 
supply the load. Therefore, an inverter is needed to convert the DC supply to the AC 
if the user desired to produce a three-phase output from the single phase supply. 
Current control is often used to improve the performance and reliability for 
the motor drives. A common type for a current control is consisting MOSFETs and it 
is not capable of conducting a high DC voltage. By implementing the IGBT on the 
current control, a higher level of DC voltage can be applied to the drive. 
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1.3 Objectives 
The objective of this project is to study the characteristic of the IGBT gate drive 
to the three phase output. Cost will be minimized to achieve minimal expenses 
throughout project. 
There are a few objectives need to be achieved by the end of project completion: 
1. To study and familiarize with off-the-shelfiGBTs drive. 
2. To design and configure required interfacing from drive to the PXI controller. 
3. To build IGBT inverter by using individual IGBTs pairs and the gate driver. 
4. To consider incorporate additional functionality such as overcurrent and 
overvoltage protection to the circuitry. 
5. To incorporate protection functions monitoring of IGBT drive (e.g. 
overvoltage I over-current) using NI LabVIEW (software programming and 
configuration) 




2.1 Insulated-Gate Bipolar Transistor (IGBT) 
2.1.1 Introduction of!GBT 
The insulated gate bipolar transistor or IGBT is a three-terminal power 
semiconductor device. IGBT is well known for high efficiency and fast switching 
period. IGBT acts as electric power switches and widely use electric cars, variable 
speed refrigerators, air-conditioners, and even stereo systems with switching 
amplifiers. [2] 
The IGBT combines the simple gate-drive characteristics of the MOSFETs 
with the high-current and low-saturation-voltage capability of bipolar transistors by 
combining an isolated gate FET for the control input, and a bipolar power transistor 
as a switch, in a single device. 
The IGBT is used in medium- to high-power applications such as switched-
mode power supply, traction motor control and induction heating. Large IGBT 
modules typically consist of many devices in parallel and can have very high current 
handling capabilities in the order of hundreds of amps with blocking voltages of 
6,000 v [3]. 
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The IGBTs combines the positive attributes of Bipolar Junction Terminal 
(BJTs) and MOSFETs. BJTs have lower conduction losses in the on-state, especially 
in devices with larger blocking voltages, but have longer switching times, especially 
at turn-off while MOSFETs can be turned on and off much faster, but their on-state 
conduction losses are larger, especially in devices rated for higher blocking voltages. 
Hence, IGBTs has lower on-state voltage drop with high blocking voltage capabilities 
in addition to fast switching speeds. [3] 
IGBT has a vertical structure as shown in Figure 2 below. This structure is 
quite similar to that of the vertical diffused MOSFET except for the presence of the 
p+ layer that forms the drain of the IGBTs. 
This layer forms a pn junction (labeled J1 in the Figure 2), which injects 
minority carriers into what would appear to be the drain drift region of the MOSFET. 
The gate and source of the IGBTs are laid out in interdigited geometry similar to that 














The IGBT structure shown in Figure 2 has a parasitic thyristor, which could 
latch up in IGBTs if it is turned on. Then+ buffer layer between the p+ drain contacts 
and the n+ drift layer, with proper doping density and thickness, can significantly 
improve the operation of the IGBTs in two important respects. 
It can lower the on-state voltage drop of the device and shorten the turn-off 
time. On the other hand, the presence of this layer greatly reduces the reverse 
blocking capability of the IGBTs. 
2.1.2 IGBT Switching Characteristics. 
An important performance feature of any semiconductor-switching device is 
its switching characteristics. User must really understand this characteristic. By 
having understanding this device switching characteristics, user can improve its 
utilization in the various applications. 
The main performance switching characteristics of power semiconductor 
switching devices are the turn-on and turn-off switching transients in addition to the 
safe operating area (SOA) of the device 
Since most loads are inductive in nature, which subjects devices to higher stresses, 
the turn-on and turn-off transients of the IGBTs are obtained with an inductive load 
test circuits as shown in Figure 4 below. 
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vdc_l Clamp Diode 
DUT 
Figure 2: Inductive load test circuit 
The load inductance is assumed to be high enough so as to hold the load 
current constant during switching transitions. The freewheeling clamp diode is 
required to maintain current flow in the inductor when the device under test is turned 
off. 
2.1.3 Turn-on Transients 
The turn-on switching transients of IGBT are very similar to MOSFET since 
the IGBT is essentially acting as a MOSFET during most of the turn-on interval. 
With gate voltage applied across the gate to emitter terminals of the IGBTs, 
the gate to emitter voltage rises up in an exponential fashion from zero to VGE(th) due 
to the circuit gate resistance (RG) and the gate to emitter capacitance (Cge). The 
Miller effect capacitance (Cgc) effect is very small due to the high voltage across the 
device terminals. [3] 
Beyond V GE(th), the gate to emitter voltage continues to rise as before and the 
drain current begins to increase linearly as shown above. Due to the clamp diode, the 
collector to emitter voltage remains at V de as the IGBTs current is less than Io. 
7 
The gate to emitter voltage becomes temporarily clamped to VGE, Io. This 
means that the voltage required the IGBT current at Io. At this stage, the collector to 
emitter voltage starts decreasing in two distinctive intervals tfvJ and tfv2. 
The first time interval corresponds to the traverse through the action region 
while the second time interval corresponds to the completion of the transient in the 
ohmic region. During these intervals, the Miller capacitance becomes significant 
where it discharges to maintain the gate to source voltage constant. 
When the Miller capacitance is fully discharged, the gate to emitter voltage is 
allowed to charge up to VG and the IGBT goes into deep saturation. The resultant 
turn on switching losses are shown in equation below: 






Eon = the on energy loss 




When a negative gate signal is applied across the gate to emitter junction, the 
gate to emitter voltage starts decreasing in a linear fashion. Once the gate to emitter 
voltage drops below the threshold voltage (V GE(th)) , the collector to emitter voltage 
starts increasing linearly. 
The IGBTs current remains constant during this mode since the clamp diode 
is off. When the collector to emitter voltage reaches the de input voltage, the clamp 
diode starts conducting and the IGBTs current falls down linearly. 
The rapid drop in the IGBT current occurs during the time interval tfil, which 
correspond to the turn-off of the MOSFET. The tailing of the collector current during 
the second interval tfi2 is due to the stored charge in the n-drift region of the device. 
This is due to the fact that the MOSFET is off and there is no reverse voltage 
applied to the IGBTs terminals that could generate a negative drain current so as to 
remove the stored charge. 
The only way for stored charge removal is by recombination within the n-drift 
region. Since it is desirable that the excess carrier's lifetime be large so as to reduce 
the on-state voltage drop, the duration of the tail current becomes long. 
This will result in additional switching losses within the device. This time 
increases also with temperature similar to the tailing effect in BJTs. A trade off 







Figure 3: Equivalent circuit ofthe IGBTs 
The removal of stored charge can be greatly enhanced with the addition of a 
n+ buffer layer, which acts as a sink for the excess holes and significantly shortens 
the tail time. 
This layer has a much shorter excess carrier life time which results in a greater 
recombination rate within this layer. The resultant gradient in hole density in the drift 
region causes a large flux of diffusing holes towards the buffer region which greatly 
enhances the removal rate of holes from the drift region and shortens the tail time.[3] 
This structure is referred to as Punch-Through (PT) IGBT while the structure 
without then+ buffer region is referred to as Non Punch-Through (NPT) IGBT. The 
tum off energy loss, can be evaluated in a similar fashion as the tum-on losses. 
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2.2 Inverter 
2.2.1 Inverter in Power Electronics 
An inverter is an electrical device that converts direct current (DC) to 
alternating current (AC); the converted AC can be at any required voltage and 
frequency with the use of appropriate transformers, switching, and control circuits. 
An inverter is essentially the opposite of a rectifier. [ 4] 
Static inverters have no moving parts and are used in a wide range of 
applications, from small switching power supplies in computers, to large electric 
utility high-voltage direct current applications that transport bulk power. Inverters are 
commonly used to supply AC power from DC sources such as solar panels or 
batteries. 
The electrical inverter is a high-power electronic oscillator. It is so named 
because early mechanical AC to DC converters was made to work in reverse, and 
thus were "inverted", to convert DC to AC. 
2.2.2 Three Phase Inverter 
Three-phase inverters are used for variable-frequency drive applications and 
for high power applications such as HVDC power transmission. A basic three-phase 
inverter consists of three single-phase inverter switches each connected to one of the 
three load terminals. [ 5] 
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For the most basic control scheme, the operation of the three switches is 
coordinated so that one switch operates at each 60 degree point of the fundamental 
output waveform. This creates a line-to-line output waveform that has six steps. 
The six-step waveform has a zero-voltage step between the positive and 
negative sections of the square-wave such that the harmonics that are multiples of 
three are eliminated as described above. 
When carrier-based PWM techniques are applied to six-step waveforms, the 
basic overall shape, or envelope, of the waveform is retained so that the 3rd harmonic 
and its multiples are cancelled. 
2.3 Gate Driver 
Gate drivers are electronic circuits that apply correct power levels to insulated 
gate bipolar transistors (IGBTs). 
With power-IGBTs, gate drivers can be implemented as transformers, discrete 
transistors, or dedicated integrated circuits (IC). They can also be integrated within 
controller ICs. Partitioning the gate-drive function of controllers that use pulse width 
modulation (PWM) improves controller stability by eliminating the high peak 
currents and heat dissipation needed to drive power-IGBTs at very high frequencies. 
[6] 
With IGBTs, gate drivers serve as isolation amplifiers and often provide 
short-circuit protection. Because of their insulated gates, IGBTs require a continuous 
gate circuit in order to sustain gate current. 
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There are four basic types of gate drivers. High-side gate drivers are used to 
drive IGBTs that are connected to a positive supply and not ground referenced 
(floating). Conversely, low-side gate drivers are used to drive IGBTs that are 
connected to a negative supply. 
Dual gate or half-bridge gate drivers have both low-side and high-side gates. 
Three-phase drivers derive their name from the fact that they are used in three-phase 
applications. These drivers have three independent low-side and high-side referenced 
output channels. Typically, gate drivers have 1, 2, or 4 output channels. Their output 
voltage can be either inverted or non-inverted. [7] 
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CHAPTER3 
METHODOLOGY OF PROJECT WORK 
3.1 Procedure Identification 
The process flow of the project will be done based on this simple flow below, which 
is applied throughout for this project. 
Study and familiarize with off-the-
shelfiGBTs drive 
Design and configure required 





Build IGBT inverter by using individual IGBTs pairs 
and the gate driver 
+ 
Consider incorporate additional functionality such as 
overcurrent and overvoltage protection to the circuitry 
... 
To incorporate protection functions monitoring of IGBT 
drive (e.g. overvoltage I over-current) using NI 
Lab VIEW 
• To test and commission IGBT inverter to the load 
Figure 4: The flow Chart of the process involved in FYP 
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3.2 Tools and Equipment Required 
The tools and equipment which are required in this Final Year Project are a 
Windows based PC together with the programs such as Microsoft Office and National 
Instruments LABview software which is used to incorporate protection functions 
monitoring ofiGBT drive and analyse the data obtained. 
For the (Printed Circuit Board) PCB layout design, the EAGLE Layout Editor 
Software and the GC-Power Station Layout Editor Software were used for the 
designing process of fabricating the PCB board. 
Apart from that, equipment needed basically would be data from the internet 
and other references. Microsoft Office programs include Microsoft Word used to type 
reports, Microsoft Excel to draw graphs and rearranging of data. 
For the hardware, the SEMIKRON SKHI 23/12 (R) the dual IGBT driver and 
the SEMIKRON 39 AC12T4Vl the three-phase bridge inverter will be used. 
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3.3 Project Works 
3.3.1 Intensive Literature Reviews 
Intensive literature reviews has been done on the IGBT inverter application. 
There are two references that the author used for gaining knowledge on how to 
operate the IGBT inverter together with the gate driver. Resources from related 
books, internet and online journals have been accessed. The reviews are crucial to 
identify the method, tools and equipments that are needed for implementation of the 
device. 
3. 3. 2 Selecting a suitable off-the-shelf IGBT inverter and the gate driver 
After considering several products that are available on the market, the most 
suitable gate driver and the IGBTs inverter for this project will be chosen. In 
conjunction with that, the author must also be familiarized with the device 
characteristics by studying and doing research from the product's user manual and 
from the journals. 
3.3.3 Fabricating and Troubleshooting 
The fabrication of the unit will be the final step of this project. After 
fabrication completed, various testing will be done in order to make sure the expected 




RESULTS AND DISCUSSION 
4.1 SEMIKRON SKHI 23/12 (R) Dual IGBT Gate Driver 
4.1.1 Device Description 
The SKHI 23/12 (R) Dual IGBT Gate Driver is used throughout for this 
project. SKHI 23/12 (R) device is a power semiconductor subsystem. By using SKHI 
23/12 (R) driver, it can drives all SEMIKRON IGBTs with VcEs up to 1200V. [8] 
For this project, three units of the SKHI 23/12 gate driver will be 
implementing on the IGBTs inverter. Figure below shows this gate driver physical 
setup. 
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Figure 5: Top View 
Figure 6: Side View 
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Figure 7: SKHI 23/12(R) Dual IGBT Gate Driver 
Here are this gate driver features: 
./ Input Level Selector 
The SKHI 23 has an input level selector circuit for two different levels. It is 
preset for CMOS (15V) level, but can be changed by the user to HCMOS 
(5V) [8] 
./ Interlock 
An INTERLOCK circuit prevents the two IGBTs of the half bridge to switch-
on at the same time. 
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<~' Error Memory 
The ERROR MEMORY blocks the transmission of all turn-on signals to the 
IGBT if either a short circuit or malfunction of V s is detected. During that 
time ,a signal is sent to the external control board through an open collector 
transistor. 
<~' V s Monitor 
This feature makes sure that the Vs actual is not below 13V and if the Vs is 
below 13V, a signal will be sent to the user. 
<~' Ferrite Transformer 
With a FERRITE TRANSFORMER the information between primary and the 
secondary may flow in both directions and high levels of dc/dt and isolation 
are obtained.[&] 
v' DC/DC converter 
A high frequency DC/DC CONVERTER avoids the requirement of external 
isolated power supplies to obtain the necessary gate voltage .An isolated 
ferrite transformer in half-bridge configuration supplies the necessary power 
to the gate of the IGBT. With this feature, user can use the same power supply 
used in the external control circuit, even if user using more than one SKHI 23 
such that in this project in three phase configuration.[&] 
<~' Output Buffer 
The correct current to the gate of the IGBT will be control by the OUTPut 
BUFFER. If these signals do not have sufficient power, the IGBT will not 
switch properly. 
<~' Reset 
When there is zero value for both of the input Vin, the RESET is performed 
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This gate driver needs to be powered up by 15V which is suitable for this 
project. Figure below shows how to connect the SKHI 23/12 (R) by using the short 
cables. 
+15V (gr t5V}r----...., 





xuo 11 GJIO 
Figure 8: Connecting the SKHI 23/12 (R) with short cables. 
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4.2 SEMIKRON SKiiP 39ACT4Vl Three-phase Bridge Rectifier 
SEMIKRON SKiiP 39ACT4Vl is a trench 4 IGBTs build-up inverter. In this 
project, the SKiiP 39ACT4Vl will use to invert the DC supply up to 240V AC in 
order to produce the three-phase output. 
Figures below show the physical view of the SEMIKRON SKiiP 39ACT4Vl 
unit.[9] 
Figure 9: SEMIKRON SKiiP 39ACT4Vl physical view. 
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Figure below shows the block diagram of this bridge rectifier.The author had 
recognized all of the pins on the device and assigned each corresponding pin on the 
bridge inverterto the gate driver for the interfacing steps. 
•t 
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Figure I 0: The block diagram of the bridge rectifier 
4.3 Drafting the Block Diagram Connection of devices 
For the first step into this project, the author had done a study about the 
interconnection between the gate driver and the inverter. The basic block diagram of 
the connection also has been constructed in order to be the guide of the next step 
which is the interfacing the devices together. 
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4.4 Plug Connectors PCB Driver 
For the connection of the plug connectors to the PCB driver, the author had 
verified the types of connection that will use for the connection. Table 4.1 below 
shows the types of connection used: 
Driver Type Input Connector Output Connector 
(Primary Side to Controller) (Secondary Side to IGBT) 
Male Female Male Female 
SKHI 23/12 (R) DIN 41651 plug 14 pins MOLEX MOLEX 
(14 pins) DIN 41651 Series 41791 Series 41695 
(5 pins) 
Table I: Plug Connectors 
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4.5 Fabricating the PCB board for the interfacing between gate driver and 
theiGBTs 
In order to do the interfacing between the gate driver and the IGBTs, the 
author must design a PCB board. The designed PCB board should take account all of 
the connection points between the gate driver and the inverter via the connectors that 
will be connected to the PCB board. 
For the first phase of the designed process, the author had decided to use the 
EAGLE Layout Editor Software for the PCB layout software. The design should 
consider all of the pins on the bridge inverter in order to make this device fully 
operate. 
4.5.1 EAGLE Layout Editor Software Designing Process 
By using EAGLE Layout Editor Software, the process of designing the layout 
of the PCB board is been designed. Firstly, the entire dimension between the pins on 
the gate inverter is measured. 
The details of the measurement can be getting from the SEMIKRON SKiiP 
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Figure II: The Layout Dimension of inverter 
Then after considering the dimension of the desired designed PCB board, the 
new project is created in the EAGLE Layout Editor. 
Open recent projects • ' 
dose project 
Exit Alt+X , ~CAM Job 
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~­:~ Text 





Figure 12: Creating a new project in editor menu 
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In this designing process, the author had the problem of choosing the correct 
block set in the library that is matching with the pins on the inverter. 
After discussing with the PCB Lab Technician, Mr. Isnani and the supervisor, 
Mr. Saiful Azrin bin Mohd Zulkifli, the author had decided to choose the designation 
of the pins on the PCB is by using the pinhead block set that is available in the library 
of EAGLE Layout Editor. 
By choosing to use the pinhead block in the library, the author had to consider 
placing a 56 set of pinheads on the design PCB board. To add the component on the 
schematic, the author use the add mode on the schematic menu. 
~ 1 SchemillJC C \documents and settmgs\nap1\my documenls\eagle\new _proJcct\unlltle d sch FAG I r 5 1 0 l1ght 
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Figure 13: Add menu on the schematic 
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Then in the library menu, the pin header block set was choose .The pin header 
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Figure 14: The Pin header component menu 
In the schematic view, all of the 56 units of pin headers were placed on the 
window. The view of the 56 units of pin headers can be seen as in Figure 15 . 
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Figure 15: 56 units of pin headers in the schematic view 
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In order to place each unit of the pin header correctly according to the 
dimension of the actual pins on the inverter, from this schematic view the author had 
to use the switch to board menu from the layout editor menu. 
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Figure 16: Switch to board menu 
After switching to board VIew, then the step of locating each of the pin 
headers can be implementing. Before proceeding, the author had set the grid setting in 
the View > Grid menu in the board view. The setting for the board view can be seen 
in Figure 17. 
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'!": Grid liJ 
DlsplJY Style 
() On 00 v Oots (!> Liles 
Size: o.~ rrrn "'I Fi1est 
~: 1 
Al: 0.001 rrrn y [ Fi1est 
I Defa.t I OK II CMcel 
Figure 17: Grid Setting 
For the grid setting, the grid size is set to 0.001 mm and the Alt is set to 0.001 
mm. This setting will be applied for throughout of this design. 
Then, by referring to the actual dimension of the pins on the inverter from the 
schematic diagram, the pin headers were placed on the board view. Figure 18 below 
shows the process of plotting the pin headers on the board. 
Figure 18: Plotting pin headers on the board 
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After plotting all of the 56 points of the pin headers, Figure 19 below shows 
the complete board. 
At &:II Dr"' YltW .. lb.., QPIIIn WNI:M -
~lii•S: " • ;o;a C\~~~- • • C: I 1 
Figure 19: Completed Board 
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4. 5.2 Problem Encountered 
The designed PCB board is not fully functional due to the plotting error on the 
design stage of this board. 
Some of the pins on the inverter are not touching the PCB pinheads~ therefore 
the author had to redesign it again by considering the main problem. 
Figure 20 below shows the area of error in the design. The error occurred due 
to the precision during the plotting process. 
Figure 20: Error on the Board 
Thus, to over come this error the author had decided to use another PCB 
layout editor that is more accurate and easy to use and detect the error during the 
design process. 
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4.5.3 GC-Power Station Layout Editor Software PCB Designing Process. 
Because of the author's first design of the PCB board was not functional due 
to the error in the pin headers plotting process, therefore the author had decided to use 
another PCB layout editor that is more accurate and easy to use. 
Firstly, a new project file is created. The layout of the GC-Power Station 
software can be seen as in Figure 21. 
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Figure 21: The Open New File View 
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After that all of the pins point on the inverter were designed and placed 
correctly on the board. Then the process of placing the pin point for the connection 
between the E-connector and the E-points on the inverter (E1, E2, E3, E4, E5, and 
E6) was done. Figure 22 below shows the process of drawing the connection points. 
t«:DL"M,...ttllt l c:drScrllt ....... 
OoUiil • .., 11l6fl!'l s ,.•. tJq "t~A a •iJ !;l;!l(ll , ~ ,. ·J ~It •ll••a 
o~ a~ ~~ ~a~ • o • k ~ c~ 
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Figure 22: Drawing the connection points on the board 
.. . 
These connection points will make the process of connecting between the 
connector point and the E-points on the inverter easier. Moreover, by using this 
technique the author can easily detecting and correcting the error on the connection 
route. 
Then the points will be connected to the connector points via the connection 
points made. Figure 23 below shows the completed connection between the 
connection points and the connector' s points. 
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Figure 23: The Completed connection between E-connectors and E-points 
The same technique was applied to other points that were G-points. T -points, 
DC+ and DC-.For the output phase points , the design is slightly different from this 
technique. This is due to the capacity for the output phase voltage and current are 
higher. Figure below shows the route settings of the connection route. 
r (e) P2.1 Flo "C:\Downnund ,.. 
...... ~ I Seloc:IF ... .Apoouehbloo I I 
[RCIU'Id • f 01144 N« 0 Two M l 
N<tN- r - l 
... 
r ~to .. 
OK Unb 
Figure 24: The route setting 
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Figure 25 below shows the process of drawing the output connection point. 
For the connection points, a bigger diameter size was chosen . 
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Figure 25: The connection of output phase points 
Because of the output phase carry the highest current and voltage on the 
board, therefore the route of the connection between the connection points was set to 
the setting as same as Figure 26 below. 
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Figure 26: Output route line setting 
The diameter is set to be 100 mil. This setting will make the route to be able 
to conduct the higher level of output voltage and current. Then. the completed tracks 
of the output phase route were done as shown in Figure 27 below. 
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Figure 27: The complete route for output phase connection. 
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Finally, all the connection points then were connected to the correct points on 
the PCB layout. Figure 28 below shows the completed design of this project PCB 
design. 
,. ((& """' CM M: Dftlll ....., r .. r.- """' 'M'llbr .._ 
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Figure 28: The completed PCB board design 
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.. w 
Figure 29 below shows the PCB board that was finally fabricated. This board 
then will be placed on top of the IGBT inverter and will be screwed with the m4 
screw. 
Figure 29: The fabricated PCB board 
Figure 30: Connecting the IGBT inverter with the PCB board 
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4.6 Interfacing the Gate Driver and the IGBT Inverter via the PCB board 
The next step of this project is the interfacing between the Gate Driver and the 
IGBT Inverter via the fabricate PCB board. In this phase, all of the connections 
between the hardware were make sure to be correct before proceeding with the next 
phase. 
Figure 31 below shows the initial setup of this project hardware. 
Figure 31: Side View of hardware initial setup 
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Figure 32: Front View of hardware initial setup 
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CHAPTERS 
CONCLUSION AND RECOMMENDATION 
5.1 Conclusion 
This project needs a very careful study and consistent works. There will be 
many obstacles that need to be handled and overcome in completing this project. 
However with the guidance from the supervisor, this project can be completed 
successfully as scheduled. Implementing knowledge from the class will be different 
from the knowledge gain from the hands-on experience. 
In this project, the testing part cannot be implementing yet. This is due to the 
fact oftime limitation of this project. However, the author had managed to get a clear 
view of this project's process and procedure involves in completing this project. The 
author also had managed to complete the important steps involved in this project 
which was the initial setup of the gate driver and the IGBT inverter which can help 
other semester student to continue the next stages. 
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5.2 Recommendation 
For this semester, the author has to work very hard in order to complete this 
FYP project on schedule. However, flexibility is important for author to proceed with 
any modification to accommodate improvement for the problem encountered. For 
improvement of this project, the author suggests that: 
./ Exposure To The Product's Data Sheet 
Student should be familiarizing with the product's data sheet. From this 
product's data sheet or product's manual, a lot of information about the 
product can be found such as the operating conditions, electrical 
characteristics and the schematic diagram . 
./ Meeting With Supervisor 
From the meeting, the author will have opportunity to ask and get advices 
from the supervisor. This will help author a lot in completing this project 
successfully according to the schedule . 
./ Neater Design 
The author plans to install the housing part for the device. This will prevent it 
from dust and exposed it to the potential hazard. 
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APPENDIX: Gantt chart 
No. Detail/Week 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 116 17 
1 Component Purchasing and Researching 
-
-
2 Submission of Progress Report 1 
-
-
3 PCB Designing and Fabrication 
r---
r----








6 Submission of Draft Report 
-
-
7 Submission of Dissertation (softbound) ~ 
-
8 Oral Presentation 
1---
1---
9 Submission of Project Dissertation (Hardbound) 
D Progress 
Suggested milestone 
~-phase bridge inverter 
iKiiP 39AC12T4V1 
=eatures 
. Trench 4 IGBrs 
Robust and soft freewheeling 
diodes in CAL technology 
1 Highly reliable spring contacts for 
electrical connections 
1 UL recognised file no. E63532 
rypical Applications 
, Inverter up to 50 kVA 
1 Typical motor power 30 kW 
~emarks 
• VcEsat, VF= chip level value 
' Case temp. limited to T c = 125°C 
max. (for baseplateless modules 
Tc = Ts) 
• product rei. results valid for 
Ti~150 (recomm. Top= -40 ... 
+150°C) 
• For short circuit: Soft ~off 
recommended 
Absolute Maximum Ratings 
Symbol I Conditions 
IGBT 
Vees r1 =25 ·c 
le r1 = 11s ·c 
leRM leRM = 3xlenom 
VGES 
~ Vee= 800 V; VGE ~ 15 V; 
Vees < 1200V 
Inverse Diode 
IF r1 = 175 ·c 






v,.a AC, 1 min. 
Characteristics 
Symbol I Conditions 
IGBT 
VGE(Ih) VGE=Vee• le=6mA 
ICEs VGe = V, Vee= Vees 
Veeo 
rCE VGe=15V 




Ot; VGE =·8 ... +15V 
~I r1 = 2s ·c 
td(on) 
~ Rc.on = 1 0 
E~ di/dt = 2840 A/~ 
td(ofl) %,= 1 0 
It di/dt = 1880 A/~ 
Eorr 
Rr,~) periGBT 
T s = 25 oc, unless otherwise specified 
I Values !Units 
1200 v 
Tc = 25 ·c 167 A 
Tc =70 •c 135 A 
450 A 
±20 v 
r1 = 1so ·c 10 ~s 
Tc= 25 •c 136 A 
Tc = 70 •c 107 A 
450 A 
T1=150 "C 900 A 
160 A 
-40 ... +175 ·c 
-40 ... +125 ·c 
2500 v 
T s = 25 oc, unless otherwise specified 
I min. typ. max. !Units 
5 5,8 6.5 v 
r1=·c rnA 
r1 = 25 ·c 0,8 0,9 v 
r1= 1so ·c 0,7 0.8 v 
T1= 25"C 6,7 7,3 mn 
r, = 1so·c 10 10,7 mn 
T1 - 25"Cchlplev. 1,85 2,05 v 
r1 = 1so·ccillplev. 2,25 2,45 v 
8,8 nF 





Vce=600V 50 ns 
le= 150A 22,5 mJ 
r1 = 1so ·c 390 ns 




--r- ~ ..,..._.---..._-,~--,.O""'r .. ~-,...---~.,~~: 
iniSKiiP®3 ; 
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-phase bridge inverter 
KiiP 39AC12T4V1 
eatures 
Trench 4 IGBrs 
Robust and soft freewheeling 
diodes in CAL technology 
Highly reliable spring contacts for 
electrical connections 
UL recognised file no. E63532 
·ypical Applications 
Inverter up to 50 kVA 
Typical motor power 30 kW 
temarks 
V CEsat , V F= chip level value 
Case temp. limited to T c = 12s•c 
max. (for baseplateless modules 
Tc = Ts) 
product rei. results valid for 
Ti~150 (recomm. Top = -40 ... 
+150°C) 
For short circuit: Soft RGoff 
recommended 
Characteristics 
Symbol I Conditions I min. typ. max. I Units 
Inverse Diode 
VF =VEe IFnom = 150 A:. VGf. = 15 V T1 = 25 •cc:hplev. 2,15 2,45 v 
T = 150 ·c I c:hplev. 2,05 2.4 v 
VFO r1- 25 ·c 1,3 1,5 v 
T1= 150 ·c 0.9 1.1 v 
rF r1- 2s ·c 5.7 6.3 mn 
r1 = 150 •c 7,7 8.7 mn 
IRRM IF - 150A T1 = 150 ·c 188 A 
QIT dildt = 4020 AIIJS 27 IJC 
E, VGE = t15V 11,4 mJ 
R,o.) per diode 0,52 KJW 
Ms to heat sink 2 2.5 Nm 
w 97 g 
Temperature sensor 
l I ~ 13%, Tr= 25"C 1000 n ~ 3%, Tr = 100"C 1670 n 
This is an electrostatic discharge sensitive device (ESDS), international standard 
IEC 60747-1, Chapter IX. 
This technical information specifies semiconductor dev1ces but promises no 
characteristics. No warranty or guarantee expressed or implied is made regarding 
delivery, performance or suitability 
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Fig. 12 Typ. CAL diode recovered charge 
• recognized file no. E 63 532 
PCB MiniSKiiP 3 
se - ~ · - - - , ~li:!l 
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ledium Power Double 
3BT Driver 
<HI 23/17 (R) 
eatures 
SKHI 23117 drives all SEMIKRON 
IGBTs with V CES up to 1700 V 
(VeE-monitoring adjusted from 
factory for 1700 V-IGBT) 
Double driver circuit for medium 
power IGBTs, also as two 
independent single drivers 
CMOS I TIL (HCMOS) 
compatible input buffers 
Short circuit protection by 
V CE monitoring 
Soft short circuit tum-off 
Isolation due to transformers 
(no opto couplers) 
Supply undervoltage 
monitoring {< 13 V) 
Error memory I ouput signal 
(LOW or HIGH logic) 
Driver interlock top I bottom 
Internal isolated power supply 
·ypical Applications 
High frequency SMPS 
Half and Full bridges 
Three phase motor inverters 
High power UPS 
1 Th1s current value os a function of the 
output load cond1t1on 
J Operating fsw = 0 Hz 
J This value does not consider t., of IGBT 
and tMIN adJusted by Rce and Cce: 
see also fig. 14 
·I Matched to be used with IGBTs < 100 A; 
for higher currents. see table 4 
•J With Rce = 36 kU, Cce = 470 pF; 
see fig. 6 
il Factory adjusted; 
other values see table 3 
Absolute Maximum Ratings T a = 25 °C, unless otherwise specified 
Symbol Conditions Values Units 
Vs Supply voltage primary 18 v 
v,H Input signal voltage (HIGH) (for 15 V and Vs + 0.3 v 
5 V 1nput level) 
loulpEAK Output peak current ±8 A 
loutAv Output average current ±50 rnA 
VCE. Collector emitter voltage sense 1700 v 
dv/dt Rate of rise and fall of voltage 75 kV/IJS 
(secondary to primary side) 
v..,.,o Isolation test volt. IN-OUT (2 sec. AC) 4000 v 
~- minimal ~on 2,7 n ~""" minimal~ 2,7 n a~ charge per pulse 4,8 IJC 
Top Operating temperature -25 ... +85 ·c 
Tstg Storage temperature -25 ••• +85 ·c 
Characteristics T a = 25 oc, unless otherwise specified 
Symbol Conditions min. typ. max. Units 
Vs Supply voltage pnmary 14,4 15.0 15,6 v 
Is Supply current (max.) 0,3211 A 
lso» Supply current pnmary side (standby) 0,12 A 
Vrr• Input threshold voltage (HIGH) min. 
15 v tnput level 12,5 v 
for 5 V tnput level 2,4 v 
Vrr. Input threshold voltage (LOW) max. 
for 15 V input level 3.6 v 
for 5 V input level 0.50 v 
VG(on) Tum-on output gate voltage + 15 v 
VG(olll Turn-off output gate voltage -8 v 
f Maximum operating frequency seefig.15 
td(on)10 Input-output tum-on propagation hme 1,4 IJS 
td(off)IO Input-output tum-off propagation time 1,4 IJS 
td(err) Error input-output propagation time 1,03) IJS 
tro Dead time 10Sl IJS 
VCE.s1at Reference voltage for V CE monitonng 6,35) v 
~ Internal gate resistor for ON signal 2~) n 
~ Internal gate resistor for OFF signal 2~) n 
cp6 Pnmary to secondary capacitance 12 pF 
This techntcal information specifies semiconductor devices but promises no 
characteristics. No warranty or guarantee expressed or implied is made regarding 
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Output connector= MOLEX 41791 Series (mates with 41695 cnmp terminals 7258) 
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SEMIDRIVER™ SKHI 23/17 
Medium Power Double IGBT Driver 
:>verview 
fhe new Intelligent double IGBT driver, SKHI 23 
·espectively SKHI 23/17 is a standard driver for all power 
GBTs in the market 
SKHI 23/12 drives aiiiGBTs with Vee up to 1200 V. SKHI 
23/17 dlives all IGBTs with Vee up to 1700 V. To protect 
the driver against moisture and dust it is coated with 
varnish. The adaption of the drivers to the application has 
been improved by using pins to changing several 
parameters and functions. The connections to the IGBTs 
can be made by using only one MOLEX connector with 
12 pins or by using 2 separate connectors with 5 pins for 
each IGBT 
The high power outputs capability was designed to switch 
high current double or single modules (or paralleled 
IGBTs). The output buffers have been improved to make 
it possible to switch up to 200 A IGBT modules at 
frequencies up to 20 kHz. 
A new function has been added to the short Circuit 
protection circuitry (Soft Turn Off), this automatically 
increases the IGBT turn off time and hence reduces the 
DC voltage overshoot enabling the usc of higher DC-bus 
voltages. Th1s means an increase in the final output 
power. 
!nt::-amtcd ncmc conv:""rl-:-~ w1tl- h:ch aolvomc i:Jclatlon 
(4 kV) ensures that the user IS protected from the h1gh 
voltage (secondary side}. 
r !a; tJ~'fuJi ~U..,J.,iiy lvi lh\..J Jat-..v• ilh..iJ th.; tLw ~uf1iV u~ l.i~{;-..i 
in the control board (0/+15 V) without the requirement of 
isolation. All information that is transmitted between input 
and output uses ferrite transformers, resulting in high d"' 
dt immunity (75 kV/jls). 
The driver 1nput stages are connected directly to the 
control board output and due to different control board 
operating voltages, the input circuit includes a user 
voltage level selector (+15 Vor +5 V). In the following only 
the designation SKHI 23 is used. Th1s is valid for both 
driver versions Any un1que features will be marked as 
SKHI23/12 (Vee= 1200 V) or SKHI23/17 (Vee= 1700 V) 
respectively. 
A. Features and Configuration of the Driver 
a) A short description is g1ven below. For detailed 
information, please refer to section B. The following is 
valid for both channels (TOP and BOTTOM) unless 
specified . 
b) The SKHI 23 has an INPUT LEVEL SELECTOR 
circuit for two different levels. It is preset for CMOS 
(15 V) level, but can be changed by the user to 
llCMOS {5 V) level by $Older bridging between pins J1 
<'~nc1 K1 . Fnr long inrut cables, we do not recommend 
--.- . -- - - ---~-~ 
---·~ 
the 5 V level due to possible disturbances emitted by 
the power side. 
c) An INTERLOCK circuit prevents the two IGBTs of the 
half bndge to switch-on at the same time, and a 
"deadtime· can be adjusted by putting additional 
resistors between pins J3 and K3 (Rm1) and pins J4 
and K4 (R102). Therefore it will be possible to reduce 
the deadtimet t10 (see also table 3). 
The interlocking may also be inhibit by solder bridging 
between pins J5 and K5 to obtain two independent 
drivers. 
d) The ERROR MEMORY blocks the transmission of all 
turn-on signals to the IGBT if either a short circuit or 
malfunction of Vs is detected, a signal is sent to the 
external control board through an open collector 
transistor. It is preset to "high-logic" but can be set to 
"low-logic" (ERROR). 
e) The Vs MONITOR ensures that V5 actual is not below 
13 v. 
f) With a FERRITE TRANSFORMER the information 
between primary and secondary may flow in both 
directions and high levels of dv/dt and isolation are 
obtained. 
g) A high frequency DC/DC CONVERTER avoids the 
requirement of external isolated power supplies to 
obtain the necessary gate voltage. An isolated ferrite 
transformer in half-bridge configu1 dtion ::>uppiit:l::> tl1~:: 
necessary power to the gate of the IGBT. With this 
feature, we can use the same power supply used in 
the external control circuit, even if we arc using more 
tnan one SK.HI £;j, e.g. 1n tnree-pnase conttgurauons. 
h) Short c1rcuit protection is provided by measuring the 
Gullm:tor-omit1or voltage with l'l v( I MONITORING 
circUit. An additional Circuit detects the short circuit 
after a delay (adjusted with Rce (this value can only be 
reduced) and Cce (this value can only be increased) 
and decreases the turn off speed {adjusted by Rgan-sG; 
of the IGBT SOFT TURN-OFF under fault conditions 
is necessary as it reduces the voltage overshoot and 
allows for a faster turn off during normal operation. 
i) The OUTPUT BUFFER is responsible for providing the 
correct current to the gate of the IGBT If these signals 
do not have sufficient power, the IGBT will not switch 
properly, and additional losses or even the destruction 
of the IGBT may occur According to the application 
(switching frequency and gate charge of the IGBT) the 
equivalent value of Rgon and the Rgon must be matched 
to the optimum value. This can be done by putting 
additional parallel resistors Rgoo, Rg0n with those 
already on the board. If only one IGBT is to be used, 
(instead of parnllcled IGBTs) only one cable could be 
connected between driver and gate by solder bridging 
between the pins J12 and K12 (TOP) as well as 
between J19 and K19 (Bottom). 
J) Fig. 1 shows a simplified block diagram of the SKHI 23 
driver. Some preliminary remarks will help the 
understanding· 
• Stabilised +15 V must be present between pms X1.8,9 
(V5 ) and X1.10,11 (J.); an input signal (ON or OFF 
command to the IGBTs) from the control system is 
supplied to pins X1.2 and X1.4 (V1n) where HIGH=ON 
and LOW=OFF. The pin X1 1 can be used as a shield 
for the input signals. 
• Pin X2.5 on TOP (and X3.5 on BOT) at secondary side 
is normally connected to the collector of the IGBTs to 
monitor Vee. but for tnitial tests without connecting the 
IGBT it must be connected to pin X2.1 on TOP (and 
X3.1 on BOT) to avoid ERROR signal and enable the 
output signals to be measured. 
• The RESET is performed when both tnput V,n signals 
are zero (TOP = BOT = LOW). 
• To monitor the ERROR signal in "high-logic", a pull-up 
resistor must be provided between pin X1.3 and V5 
• Table 1 (see page B 14 -46) shows the factory 
adjustment and the different possible adjustments of 
the pins. 
B. Description of the Circuit Block Diagram (Fig. 1) 
The etrcuit in Fig. 1 shows the input on the left and output 
on the right (primary/secondary). 
1. Input level circuit 
This ctrcuit was destgned to accept two different CMOS 
logic voltage levels. The standard level is +15 V (factory 
adjusted) intended for noisy environments or when long 
connections (I> 50 em) between the external control 
circuit and SKHI 23 arc used, where noise immunity must 
be considerate. For lower power, and short connections 
between control and driver, the TIL-HCMOS level (+5 V) 
can be selected by solder bridging between J1 and K1 , 
sper.tally useful for signals coming from uP hr~sed 
controllers. 




Fig.3 Selecting J1 , K1 for 5 V level (TIL-HCMOS) 
When connecting the SKHI 23 to a control board usmg 
short connections no special attention needs to be taken 
(Fig. 4a). 
Otherwtse, if the length is 50 em or more (we !;Ugge!;t to 
limit the cable length to nbout 1 meter), some care must 
be taken. The TIL level should be avoided and CMOS/ 
15 V is to be u:;cd tn:.tc~d. fl<::t wulc mu::t hnvc U1c. p::a,r. 
ur wndudo.::. lWll>ll,;d Of Lc shielded to reduce CMI/Rf'l 
1 ' ' •' iy \j;g :i1) jf rt ~lliHli;;:.J I .-liJIH i:; ll~Utl , It c;;)ll L, -n..,r>r..irrl tl" ninYI 1 ":ll'rl N'lllniPti tl'l n \f through a 
~.<:~ ~Jc:ll.ltuo , • ~::.1::.tu. u1 u:y ... uiu~r u11u~o1ty l.)~.otV•l..o..ll pul .. J2U 
ano K20. 
h.t •• I lt lh :;, 4\ t:: • .. JI II '..'•' ~ :I t:l{).! 
l irc..uit i::; vcrv ili!.l!t, ur1 olllernal pull-down resrstor keeps 
i. p iGRT Ill 0} r "ildll' In (dSO lho v' \,.OnncdtOn .s 
... :nrn tOIAr1 nr lntt non connt!f.!t.d 
' . ~.~ 
. ____ .. 
The following overview is showing the input treshold 
voltages 
Vrr+ (High) min typ max 
15 v 9,5V 11,0 v 12,5 v 
5V 1,8V 2,0V 2,4 v 
VtT·(low) min typ max 
15V 3,6V 4,2V 4,8 v 
5V 1,8 v 0,65V 0,8V 
-
Fig. 4a Connecting the SKHI 23 with short cables 
Fig. 4b Connecting the SKHI 23 with long cables 
2. Input buffer 
This ctrcwt enables and improves the input signal Von to 
be transferred to the pulse transformer and also prevents 
spunous signals being transmitted to the secondary stde. 
3. Error memory and RESET signal 
The ERROR memory is triggered only by following 
events 
short Circuit of IGBTs 
V 8-undorvoltage 
In c-~se of short ctrr.111t th~ Vee montlor sends a trtgf)Pr 
... i~au: (fuull ... l!,jih..Oij UiivU~l, Ut;,. !JUl.,;:; liull:.formc... !v •• 
rUP-FI.OP Oil the prirne:uy side giving lhe information to 
an open collector transistor (pin X1.3), which rnay be 
m rtr1er;le d to tim external control ctrcuit as ERROR 
lllc~dyt:: 111 i uyil-ioyu .. (ot low-lug1c.. 11 !)it t:. J.t diiU 1\L 
arc hrtdged) If V5 power suvpiy f l' ~ below 13 V lor 1'1'0 ~.: 
u '"'" o,& ' "~· ~~~~ r llr-r l o ..... b ~~· diiU IJiu x 1 3 ..... 
_ • ... --. ,: : ,. L .• ! '" ( r •• · 
must bn connected, prcterablv 111 the control rn:un bo::~rd 
In I his W-1V lho r:rlr\111 dion ()P.Iwef~rl fl' dill boafd c'llld drtV(l 
:~ , .1!r,o c non:toaJf.; 
Function 
input level selectnr 
error - logic 
----
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Fig. 7a VcEstat as function of RcE 
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The Vcestat must be adjusted to remain above VCEsat in 
normal operation (the IGBT is already in full saturation). 
To avoid a false fatlure indication when the IGBT just 
starts to conduct (VcEsat value is still too high) some 
decay time must be provided for the VcEref· As the VeE 
signal is internally limited at 10 V, the decay time of Vceret 
must reach this level after VeE or a failure indication will 
occur (see Fig.6, curve 1 ). A tmm is defined as function of 
Vcesaat and t to find out the best choice for RcE and Vee 
(see Fig.6, curve 2). The time the IGBT come to the 10 V 
(represented by a ·o· in Fig. 6) depends on the IGBT 
itself and Rgon used. 
The RcE and GeE values can be found from Fig. 7a and 
7b for SKHI23/12 and from Fig. 7c and 7d for SKHI 23/17 
by taking the VcEstat and lm.n as input values with following 
remarks 
• RcE > 10KQ 
• GeE< 2,7nF 
Attention!: If this function is not used, for example during 
the experimental phase, the VeE MONITORING must be 
connected with the EMITTER output to avoid possible 
fault indication and consequent gate signal blocking. 
10. Rgon• Rgon 
These two resistors are responsible for the switching 
~PP~'>d of each IGBT As an IGBT has input capacitance 
(vai)'ing during lh'.} switching time) which must be 
cl'larged and discharged, both resistors will dictate what 
lime must be taken to do this. The final value or 
1<l 
.. 
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res1stance is difficult to predict, because it depends on 
many parameters, as follows: 
• DG-Iink voltage 
• stray Inductance of the circuit 
• switching frequency 
• type of IGBT 
The driver IS delivered with two Rg resistors (22 Q) on the 
board. This value can be reduced to use the driver with 
bigger modules or higher frequencies, by putting 
additional resistors in parallel. 
The outputs G011 and Goff were previewed to connect the 
driver w1th more than one IGBT (paralleling). In that case 
we need both signals ON/OFF separately to connect 
additional extremal resistors Rgoo and Rga11 for each IGBT. 
If only one IGBT is to be used, we suggest connecting 
both outputs together by solder bridging between pins 
J12 and K12 and respectiveley pins J19 and K19 to save 
on external connection. We also suggest using two 
restistors for Rgon and two resistors for ~ when using 
tow values of resistance, due the high current peak (up to 
8 A) which could damage a single resistor. 
11. Interlock 
The interlock ctrcuit prevents the IGBT turning on before 
the gate charge of the other IGBT is completely 
discharged. It should be set to delay time longer than the 
turn-off timP of the IGRT From the factory· t .... 10 11~ Ry 
putting additional resistors onto the pins J3/K3 (Rro TOP) 
and onto the ptns J4/K4 (Rro soT) the interlock time tro 
can be reduced (sec table 3). 
~lt~~~~~·y-.-..-.~~.-1""J]'~~,,~ .. ~~,.,,..~:-sr:'""~ ·,-:--~--r-~---..  . .., .· , r , ' "'-I \1 ~~....._ ..... _u_!.t:.-.----..._ ... _ __ ,.,_ ~ ....... ,~-~. _. -··~ ~--"....___,j,J._,·~·- ......_ ____ ~._ ..... .._ ,._ .... • .. ----~..i.a 
Rm1 = Rm2 interlock time tro ,_, __
10 kn 0,91J.S 




- --68kQ 4,0 IJ.S 
100 kQ 5,0 IJ.S 
330kn 7,71J.S 
f---
not equiped 10 IJ.S 
(adjustement by factory) 
- -
~-
It have to be considered Rm1 = Rm2 10 kO 
Table 3 adjustement of interlock time 






" ____ _ 
Fig. 8 Interlock function time diagram 
C. Operating Procedure 
1. One duaiiGBT connection 
To realize the correct switching and short-circuit 
monitoring of one IGBT-module some additional 
components must be used (Fig. 9). 
Typical component values. *) 
SK-IGBT -Module R<>on Rciolf Cce Rce 
'1r n n pF kW 
SKM 75GB123D 22 22 330 18 0 
SKM 100081230 15 15 330 18 0 
SKM 145GB123D 12 12 330 18 0 
SKM 150GB123D 12 12 330 18 0 
SKM 200GB123D 10 10 330 18 0 
SKM 300GB123D 8,2 8,2 330 18 0 
Table 4a 1200V IGBT@ DC-Iink< 700V 
-
SK-IGBT-Module R<>on Rciolf Cce Rce 
'11" n n pF kW 
SKM 75GB123D 15 15 470 36 0 
SKM 100GB123D 12 12 470 36 0 
SKM 150GB123D 10 10 470 36 0 
SKM 200GB123D 8,2 8,2 470 36 0 
SKM 300GB123D 6,8 6,8 470 36 0 
Table 4b 1700V IGBT@ DC-Iink< 1000V 
*) Only starting values, for final optimization. 
The adjustment of Rgof!SC (factory adjusted RgolfSC = 22 0 ) 
should be done observing the overvoltages at the module 
1n case of short circuit. When having a low inductive 
DC-Iink the module can be switched off faster. 
The shown values should be considered as standard 
values for a mechanical/electrical assembly, with 
acceptable stray inductance level, using only one 
IGBT per SKHI 23 driver. The final optimised value 




Fig. 9 Preferred duaiiGBT-module standard circuit 
2. Paralleling IGBTs 
The parallel connection is recommended only by using 
IGBTs with homogeneous structure (IGHT), that have a 
positive temperature coefficient resulting in a perfect 
current sharing without any external auxiliary element. 
Care must be considered to reach an optimized circuit 
and to obtain the total performance of the IGBT (Fig. 1 0). 
The IGBTs must have independent values of Rgon and 
~. and an auxiliary emitter resistor Re as well as an 
auxiliary collector resistor Rc must also be used. The 
external resistors Rgonx, ~. Rex and Rex should be 
mounted on an additional circuit board near the paralleled 
modules, and the Rgon!Roolf should be changed to zero 
ohms. 
The Rex has a value of 0,5 (2 and its function is to avo1d 
the main current to circulate by the auxiliary ermitter what 
could make the ermitter voltage against ground 
unbalanced. 
The Roc assumes a value of 47 n and its function is to 
create an average of VcEsat in case of short circuit for 
VeE-monitoring. 
The mechanical assembly of the power circuit must be 
symmetrical and low inductive. 
The maximum recommended gate charge is 4,8 JlC. 
Fig. 10 Preferred circuit for paralleld duaiiGBT-modules 
D. Signal Waveforms 
The following signal waveforms were measured under the 
conditions below: 
• Vs = 15 V 
• Tamb = 25 ·c 
• load = SKM75GB 1200 
• RcE = 18 kn 
• CcE = 330 pF 
• Uoc = 600 V 
• lc =100A 
All results are typical values if not otherwise specified. 
- ·~ 
--
Fig. 11 Input and output voltage propagation time 
.., ' -. - --~ "' ~ ~ • - s - ...... ~ _,..,..~ 
... · ;.;-~ 
Fig. 12 Output voltage VGE and output current (IG) 
Y•IINMIN 
Fig .13 Short circuit and ERROR propagation time 
worste case (V1N with SC already present) 
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Fig . 15 Maximum operating frequency x gate charge 
The limit frequency of SKHJ 23 depends on the gate 
charge connected in its output pins. 
If small IGBT modules are used, the frequency could 
theoretically reach 100 kHz. For bigger modules or even 
paralleled modules, the maximum frequency must be 
determinate (Fig. 15). OG is the total equivalent gate 
charge connected to the output of the driver. The 
maximum allowed value is limited (about 4,8 J.LC). 
E. Application I Handling 
1. The CMOS inputs of the driver are extremely sensitive 
to overvoltage. Voltages higher than (Vs + 0,3 V) or under 
- 0,3 V may destroy these inputs. 
Therefore the following safety requirements are to be 
observed: 
• To make sure that the control signals do not see 
overvoltages exceeding the above values. 
• Protection against static discharges during handling. 
As long as the hybrid driver is not completely 
assembled the input terminals must be short circuited. 
Persons working with CMOS devices should wear a 
grounded bracelet. Any floor coverings must not be 
chargeable. For transportation the input terminals must 
be short circuited using, for example, conductive 
rubber. Places of work must be grounded. The same 
safety requirements apply to the IGBTs. 
2. The connecting leads between the driver and the 
power module must be as short as possible, and should 
be twisted. 
3. Any parasitic inductance should be minimized. 
Overvoltages may be damped by C or RCD snubber 
networks between the main terminals [3] = C1 (+)and (2] 
= E2 (-)of the power module. 
4. When first operating a newly developed circuit, low 
collector voltage and load current should be used in the 
beginning. These values should be increased gradually, 
observing the turn-off behavior of the free-wheeling 
diodes and the turn-off voltage spikes across the IGBT by 
means of an oscilloscope. Also the case temperature of 
the power module should be monitored. When the circuit 
works correctly, short circuit tests can be made, starting 
again with low collector voltage. 
5. It is important to feed any ERROR back to the control 
circuit to switch the equipment off immediately in such 
events. Repeated turn-on of the IGBT into a short circuit, 
with a frequency of several kHz, may destroy the device. 
For further details ask SEMIKRON 
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